GAT Subject
Engineering
Computer Science Civil Engineering Chemical Engineering Agricultural Engineering Mechanical Engineering Electronics and Communication
Digital Computer Electronics - Section 6 :: Discussion
| 34. | In which of the following adder circuits, the carry look ripple delay is eliminated? | |
| A. | Half adder | |
| B. | Full adder | |
| C. | Parallel adder | |
| D. | Carry-look-ahead adder | |
Comments are not available
Post your comments here:
Quick Links
GAT Subject
Computer Science English Mcqs Agriculture
Engineering
Computer Science Civil Engineering
Technical
Networking Electronics Database
Past Papers
Model Papers FPSC Papers