GAT Subject
Engineering
Computer Science Civil Engineering Chemical Engineering Agricultural Engineering Mechanical Engineering Electronics and Communication
17. | For an input pulse train of clock period T, the delay produced by an n stage shift register is | |
A. | (n-l)T | |
B. | nT | |
C. | (n+l)T | |
D. | 2nT | |