GAT Subject
Engineering
Computer Science Civil Engineering Chemical Engineering Agricultural Engineering Mechanical Engineering Electronics and Communication
Digital Computer Electronics - Section 8 :: Discussion
| 17. | For an input pulse train of clock period T, the delay produced by an n stage shift register is | |
| A. | (n-l)T | |
| B. | nT | |
| C. | (n+l)T | |
| D. | 2nT | |
Comments are not available
Post your comments here:
Quick Links
GAT Subject
Computer Science English Mcqs Agriculture
Engineering
Computer Science Civil Engineering
Technical
Networking Electronics Database
Past Papers
Model Papers FPSC Papers